Noise Properties of CMOS Current Conveyors by Bruun, Erik
  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
  
General rights 
Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners 
and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights. 
 
• Users may download and print one copy of any publication from the public portal for the purpose of private study or research. 
• You may not further distribute the material or use it for any profit-making activity or commercial gain 
• You may freely distribute the URL identifying the publication in the public portal  
 
If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately 
and investigate your claim. 
   
 
Downloaded from orbit.dtu.dk on: Dec 17, 2017
Noise Properties of CMOS Current Conveyors
Bruun, Erik
Published in:
Proceedings of the 1996 IEEE International Symposium on Circuits and Systems
Link to article, DOI:
10.1109/ISCAS.1996.539829
Publication date:
1996
Document Version
Publisher's PDF, also known as Version of record
Link back to DTU Orbit
Citation (APA):
Bruun, E. (1996). Noise Properties of CMOS Current Conveyors. In Proceedings of the 1996 IEEE International
Symposium on Circuits and Systems (Vol. Volume 1, pp. 144-147). IEEE. DOI: 10.1109/ISCAS.1996.539829
NOISE PROPERTIES OF CMOS CURRENT CONVEYORS 
Er ik  B r u u n  
Department of Information Technology, Bldg. 344 
Technical University of Denmark 
DK-2800 Lyngby 
Denmark 
E-mail: bruun@it.dtu.dk 
ABSTRACT 
The definition of the current conveyor is presented and it 
is shown how different generations of current conveyors can 
all be combined into a single definition of a multiple-output 
second generation current conveyor (CCII). Next, noise 
sources are introduced into the model, and a general noise 
model for the current conveyor is established. This model 
is used for the analysis of selected examples of current con- 
veyor based operational amplifier configurations and the rel- 
ative merits with respect to the noise performance of these 
configurations are discussed. Finally, the noise model is de- 
veloped for a CMOS current conveyor implementation, and 
optimization strategies for noise reduction are discussed. It 
is concluded that a class A B  implementation provides more 
flexibility than does a class A configuration. In both cases 
it is essential to design low noise current mirrors and cur- 
rent sources, and with the class A B  design the current mir- 
ror and current source noise can be reduced by using small 
values of bias current without compromising the maximum 
available output current. 
1. INTRODUCTION 
Although the current conveyor has been around for more 
than 25 years [l, 21 and current mode signal processing has 
been investigated thoroughly in recent years [3] only a few 
reports on the noise performance of current mode devices 
are found in the literature [4, 5, 61. In this paper we present 
a noise model for current conveyors and show how the model 
can be used to calculate the noise performance of current 
mode signal processing functions. Further, we analyze the 
noise characteristics of a CMOS implementation of a current 
conveyor and discuss design strategies for optimum noise 
performance of the conveyor. 
2. CURRENT CONVEYOR DEFINITIONS 
Several generations of current conveyors have been defined 
over the years [l, 2, 71. Undoubtedly, the second generation 
conveyor (CCII) is the more well known of the devices and 
it is defined by the following relation between the terminal 
currents and voltages: 
{ $ } = { !  0 fl 8 8}{;} 0 (1) 
where the subscripts x, y, and z refer to the terminals la- 
beled x, Y and Z in fig. 1. The CCII is defined in both 
a positive and a negative version where the +sign in the 
matrix is used for the CCII+ type conveyor and the -sign 
is used for the CCII- type conveyor. 
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(a): Basic  c u r r e n t  conveyor  
(b): Multiple output c u r r e n t  conveyor  
Figure 1. Current conveyor terminal definition. 
A first generation conveyor or a third generation conveyor 
may be realized from a multiple output second generation 
conveyor simply by feeding back an appropriate Z-output 
to the Y-input to establish the input relation IY = I ,  (first 
generation) or Iy = -1% (third generation) [SI. Hence, we 
shall concentrate on the multiple output second generation 
conveyor. 
3. NOISE SOURCES 
The noise in a conventional amplifier is often described by 
an equivalent noise input voltage and an equivalent noise 
input current. However, with a multiple output device such 
as the current conveyor shown in fig. l b  this is not an ad- 
equate noise representation because the outputs may con- 
tain both correlated noise contributions and uncorrelated 
noise contributions. The correlated contributions are con- 
veniently described by an equivalent input noise whereas the 
uncorrelated contributions must be described by indepen- 
dent output sources. This leads to the noise model shown 
in fig. 2. Note that a noise voltage is only associated with 
the Y-input as any noise voltage in series with the X-input 
can be directly transferred to the Y-input. 
Assuming an ideal conveyor, this model leads to the noise 
output signals given below with the source resistances Rsx 
and RSY connected to the X and Y terminals, respectively. 
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Figure 2. Current conveyor with added equivalent 
terminal noise generators. 
(3) 
where k is Boltzmann's constant, T is the absolute tem- 
perature, d f  is the frequency bandwidth considered, and 
n is the Z-output number. For an ideal conveyor with a 
single Z-output, the output noise source can obviously be 
transformed to the X-terminal, so this conveyor structure 
is described by two independent noise current sources and 
one noise voltage. With a voltage drive to the Y-input and 
a current drive to the X-terminal we have Rsx >> RSY,  
and ( 3 )  simplifies to 
Using the noise model of fig. 2 we can develop noise mod- 
els for first and third generation conveyors. The first gener- 
ation conveyor (CCI) is obtained from the CCII by feeding 
back a positive Z-output to the Y-input. This implies, that 
the eauivalent i n m t  noise current of the first generation v 
Y-input is the sum of the second generation Y-input noise 
current and the Z-output noise, i.e. di:,,,, = di2,,,eo+di2,1e,. 
Similarly, the third generation conveyor is obt&ed by feed- 
ing back a negative Z-output to the (second generation) Y- 
input, resulting in an equivalent third generation Y-input 
noise current of di2,,,Ie, = diiIIeq + di:(,+,). - - ~  
4. NOISE MODELING OF CURRENT 
CONVEYOR BASED OPERATIONAL 
AMPLIFIERS 
The current conveyor is a useful tool for describing opamp 
structures. In doing so, we must take into account the 
non-idealities of practical realisations of current convey- 
ors. The most important deviations from the ideal con- 
veyor model given by (1) are finite values of input and out- 
V vz VZ' vz- 
Figure 3. Small signal current conveyor model. 
cc1 z+ 
cc2 Z +  
vout 
Figure 4. Current feedback opamp described by 
second generation current conveyors. 
put impedances. A small signal model with finite values of 
input and output impedances is shown in fig. 3. 
This model is very useful in opamp descriptions. As an 
example, fig. 4 shows a conveyor description of a current 
feedback opamp (CFOA) [9]. From the conveyor model 
shown in fig. 3 one can easily find the transresistance of 
the CFOA as RT = R,1 11 R,z and the inverting input 
resistance as RI,- = R,1. Inserting the noise model of 
fig. 2 and transferring the noise sources to the inputs of the 
CFOA we find the opamp equivalent input noise sources 
W?a,,, 'v;l,, ( 5 )  
'%+,e, = (6) 
da:n-,eq + di:,,, -k di2,,,, (7) 
- 
--- 
Another example is a standard voltage mode opamp 
(VOA) as shown in fig. 5. The opamp low frequency open 
loop gain A, is found by insertion of the model shown in fig. 
3. We obtain A, = (R,1 1 1  R,3)/(Rxl + R,z). Referring the 
conveyor noise sources to the opamp inputs, we find (with 
Rx1 = R ~ z )  -- 
'v?n,eq CY 'vile, + dv$eq 
When comparing equations (5)-(7) with (8)-(10) we note 
that with the same current conveyors used for the two am- 
plifiers the current feedback opamp has a lower equivalent 
input noise voltage than the voltage mode opamp. Because 
of the symmetric structure of the voltage mode opamp it 
has similar input noise currents at the inverting and non- 
inverting input. The asymmetry in the current feedback 
opamp leads to different input noise currents for this con- 
figuration. The non-inverting input is similar to the volt- 
age mode opamp input, but the inverting input is a low 
impedance input which is often realized by a common gate 
or common base configuration. The input noise current of 
such a stage depends strongly on the bias current sources 
for the stage and on the subsequent current mirror stages. 
Jy;+zh Vout 
cc2 z+ vzn- 
- X - 
Figure 5. Voltage mode opamp described by second 
generation current conveyors. 
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Figure 6. Class A CMOS current conveyor. 
5.  NOISE MODELING OF CMOS CURRENT 
CONVEYOR 
As an example of a current conveyor implementation we can 
take the class A CMOS current conveyor shown in fig. 6,  
[lo]. In order to simplify the analysis, we use simple MOS 
transistor (i.e. without cascoding transistors, etc.), and the 
bias current generators are assumed to be noiseless ideal 
current sources oftical magnitude in parallel with noise 
current sources, di;,,, for current source Iss,,. In this way, 
only four MOS transistor are required to implement the 
current conveyor, and they are pairwise matched (M1 to 
M2 and M3 to M4). The noise contributed by each of these 
transistors can be described by a noise current source d i b s l  
for transistor MI between the drain and source. Considering 
only the thermal noise we have 
-
where gmi is the transconductance of transistor MI. With 
this transistor noise model and the bias current noise 
sources we find the equivalent noise generators for the con- 
veyor: 
- 8kT 
3 
-- 
di?,, = diLs4 + Hi:, = -gmadf + di2,,, (15) 
It should be noted that the Y-terminal equivalent noise in- 
put voltage and noise input current contain a common ele- 
ment (di2,S1) ,  so they are not completely uncorrelated. This 
must be taken into account when calculating the noise in a 
system using the current conveyor. 
Fig. 6 shows a single-output conveyor. For multiple- 
output conveyors implemented by adding more outputs or 
cross-coupled current mirrors to the current mirror M3-M4, 
the separation in X-terminal and Z-terminal noise sources 
is achieved by considering the input side and the output 
side of the current mirrors separately. 
- 
3 Is, 1 vDD 
t - I  
Figure 7. Class AB CMOS current conveyor. 
6. NOISE OPTIMIZATION OF CMOS 
From (12) it is evident that the equivalent input noise volt- 
age is minimized by selecting a large value of gml and gm2 
and minimizing the noise from the bias source Issl. For 
the transistor transconductance we may use the expression 
CURRENTCONVEYORS 
where VT is the transistor threshold voltage. Thus, in or- 
der to obtain a large value of gm, we should select a rather 
small value of the effective gate voltage VGS - VT. This 
is achieved by using a wide transistor for M1 and M2. In 
order to minimize the Y-input equivalent noise current we 
must design low noise bias current sources. The X-terminal 
and Z-terminal equivalent noise currents are caused by the 
noise from the current mirror M3-M4 and the bias current 
sources I s s 3  and I s s ~ .  Thus, low noise bias current sources 
are essential, and for the current mirror transistors, low val- 
ues of g, should be used, i.e. either the bias current should 
be small or the effective gate voltage should be large. The 
bias current is determined by the required dynamic range 
at the conveyor Z-output. With a class A current conveyor 
configuration the current swing at  the Z-output cannot ex- 
ceed the bias current. Assuming a required current swing of 
i,, a voltage drive to the Y-input, and a current drive 
to the X-terminal, we find the Z-output noise current 
In a CMOS technology the bias current sources are i m k  
mented with MOS transistor, so the noise currents di:, 
and di& can be assumed to be of the form 
-
with g m s s  being proportional to the transistor transcon- 
ductance of the current source transistor. Combining (17) 
and (18) with (16) we find that the noise output power is 
proportional to the bias current, i.e. proportional to i,,,,,. 
The available output signal power is proportional to iz,,,,. 
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Transistor M1 M2 M3 M4 
WI L 8012.4 8012.4 2412.4 2412.4 
9m 660pS 660pS 200pS 200pS 
Transistor MSSl MSS2 MSS3 MSS4 
Wl L 1212.4 412.4 412.4 412.4 
9m 1OOpS 140pS 140pS 140pS 
Table 1. Transistor parameters for class A conveyor. 
Transistor channel width W and channel length L 
are given in pm. 
Transistor M1 M2 M3 M4 M5 
WfL 8012.4 8012.4 1212.4 1212.4 24012.4 
Sm 160pS 160pS 35pS 35pS 1 6 0 ~ s  
Transistor M6 M7 M8 MSSl MSS2 
WIL 24012.4 412.4 412.4 12/12 4/12 
Sm 160pS 35pS 35pS 12pS 12pS 
Table 2. Transistor parameters for class AB con- 
veyor. Transistor channel width W and channel 
length L are given in pm. 
Thus, the achievable signal to noise ratio is proportional to 
az,mas.  
With a class AB design as shown in fig. 7 we have an 
expression similar to (17) for the noise output. With this 
design, however, the maximum output current may exceed 
the bias current, so the maximum signal output swing is no 
longer limited by the bias current but rather by the maxi- 
mum current available from the current mirrors within the 
limitations of the supply voltage. Thus, the class AB design 
provides an increased degree of freedom in the optimization 
of the noise performance. 
To illustrate this, both a class A conveyor and a class AB 
conveyor corresponding to figs. 6 and 7, respectively, have 
been designed and simulated in an industry standard 2.4pm 
CMOS technology. The conveyors have been designed for a 
supply voltage of VDD = -VSS = 2.5V and have been de- 
signed for a maximum output current of liz,mas( = 100pA. 
For the class A design, the bias current is selected to 100pA 
and for the class AB design, the bias current is selected to 
5pA. The transistor geometries are listed in Tables 1 and 
2. With these designs, the simulated output noise currents 
(with a voltage drive to the Y-input and a current drive 
to the X-terminal) were 2 . 8 p A I G  and 1 . 2 p A I G ,  re- 
spectively. These values correspond closely to the values 
calculated from (17) and (18) and the similar set of equa- 
tions for the class AB design and confirm the analytical 
results. 
7. CONCLUSION 
We have established a general current conveyor noise model 
and applied this model to opamp configurations based on 
current conveyors. This analysis shows that a current feed- 
back opamp has the potential for a very low equivalent input 
noise voltage but that the inverting input noise current will 
exceed that of a voltage opamp built from similar conveyor 
structures. 
We have also in detail studied the noise sources in a 
CMOS implementation of a current conveyor, and we have 
found that an essential consideration in the noise minimiza- 
tion of such a conveyor is the design of low noise bias current 
sources and current mirrors, i.e. low-gm structures in com- 
bination with a high-gm structure for the X-input stage and 
the Y to X level shifter stage. Also, the choice of a class 
AB configuration has been shown to alleviate some of the 
design compromises which cannot be avoided in a class A 
configuration. 
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